Part Number Hot Search : 
R30100P GM649A TC7ST04F SNXXX 5SMC47 M200D MAX324 R5030410
Product Description
Full Text Search
 

To Download PI49FCT380 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 PI49FCT3802/PI49FCT3803
1:5/1:7 Clock Buffer for Networking Applications
Features
* High Frequency >156 MHz * High-speed, low-noise, non-inverting buffer - PI49FCT3802 is 1:5 buffer - PI49FCT3803 is 1:7 buffer * Low-skew (<250ps) between any two output clocks * Low duty cycle distortion <250ps * Low propagation delay <2.5ns * 5V Tolerant input * Multiple VDD, GND pins for noise reduction * 3.3V supply voltage * Packaging (Pb-free & Green available): - 16-pin TSSOP (L) - 16-pin QSOP (Q)
Description
The PI49FCT380x is a 3.3V compatible, high-speed, low-noise non-inverting clock buffer. The key goal in designing the PI6C380x is to target networking applications that require lowskew, low-jitter, and high-frequency clock distribution. Providing output-to-output skew as low as 250ps, the PI49FCT380x is an ideal clock distribution device for synchronous systems. Designing synchronous networking systems requires a tight level of skew from a large number of outputs.
Pin Description
Pin Name 3802 BUF_IN CLK[0:4] GND VDD 3803 BUF_IN CLK[0:4] GND VDD Description Input Outputs GND Power
Block Diagram (PI49FCT3802)
CLK0
Pin Configuration (PI49FCT3802)
BUF_IN GND
1 2 3 4 5 6 7 8 16 15 VDD
CLK4
CLK3 GND
CLK1 BUF_IN CLK2
CLK0 VDD CLK1
16-Pin L, Q
14 13 12 11 10 9
CLK2
VDD NC GND
CLK3
GND NC
CLK4
VDD
Block Diagram (PI49FCT3803)
CLK0
Pin Configuration (PI49FCT3803)
BUF_IN GND
CLK0
CLK2
1 2 3 4 5 6 7 8
16 15
VDD
CLK1 BUF_IN
CLK6
CLK5 GND
VDD CLK1
16-Pin L, Q
14 13 12 11 10 9
CLK4
VDD CLK3 GND
CLK3
GND CLK2
CLK6
VDD
1
PS8559A
09/14/04
PI49FCT3802/PI49FCT3803 1:5/1:7 Clock Buffers for Networking Applications Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature...........................................................-65C to +150C VDD Voltage ............................................................................ -0.5V to 5.5V Output Voltage......................................................................... -0.5V to 5.5V Input Voltage ........................................................................... -0.5V to 5.5V DC Output Current ............................................................-60mA to +60mA Power Dissipation ............................................................................. 500mW
Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Operating Range
VDD Voltage ............................................................................... 3.3V 0.3V Commercial Temperature .........................................................0C to +70C Industrial Temperature .........................................................-40C to +85C Input Frequency ................................................................... DC to 156 MHz Capacitive Loading .................................................................. 10pF to 50pF
DC Electrical Characteristics (Over the Operating Range)
Parameters VIH VIL IIH IIL VIK VOH VOL IOH IOL Description Input HIGH Voltage Input LOW Voltage Input HIGH Current Input LOW Current Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Output HIGH Current Output LOWCurrent Test Conditions(1) Guaranteed Logic HIGH Level (Input Pins) Guaranteed Logic LOW Level (Input Pins) VDD = Max. VDD = Max. VDD = Min., IIN = -18mA VCC = Min., VIN = VIH or VIL VCC = Min., VIN = VIH or VIL IOH = -0.1mA IOH = -12mA IOH = 0.1mA IOH = 12mA VDD-0.2 2.4(3) VIN = VDD VIN = GND Min. 2.0 -0.5
Typ.(2)
Max. 5.5 0.8 1 -1
Units V A
-0.7 3.0
-1.2 V 0.2 0.5 -180 200 mA
0.3 -45 50 -75 92
VDD = 3.0V, VIN = VIH OR VIL, VOUT = VDD = 3.0V, VIN = VIH OR VIL, VOUT =
1.5V(4) 1.5V(4)
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VDD = 3.3V, +25C ambient and maximum loading. 3. VOH = VDD- 0.6V at rated current. 4. This parameter is determined by device characterization but is not production tested. 5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
2
PS8559A
09/14/04
PI49FCT3802/PI49FCT3803 1:5/1:7 Clock Buffers for Networking Applications Power Supply Characteristics
Parameters IDDQ IDD Description Quiescent Power Supply Current Supply Current per Inputs @ TTL High Test Conditions VDD = Max. VDD = Max. VIN = GND or VDD VIN = VDD -0.6V(3) 50 MHz 67 MHz IDD Dynamic Supply Current VDD = 3.6V, No load 80 MHz 100 MHz 125 MHz 156 Mhz Min.
Typ.(2) 0.1 47 43 56 66 81 97 121
Max. 30 300
Units A
mA
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device. 2. Typical values are at VDD = 3.3V, +25C ambient. 3. Per TTL driven input (VIN = VDD - 0.6V); all other inputs at VDD or GND.
Capacitance (TA = 25C, f = 1 MHz)
Parameters(1) CIN COUT Description Input Capacitance Output Capacitance Test Conditions VIN = 0V VOUT = 0V Typ 3.0 -- Max. 4 6 Units pF
Note: 1. This parameter is determined by device characterization but is not production tested.
Switching Characteristics (VDD = 3.3V 0.3V, TA = 85C)
Parameters tR/tF tPLH tPHL tsk(o)(3) tsk(p)(3) tsk(t)(3) Desciription CLKn Rise/Fall Time 0.8V ~ 2.0V Propagation Delay BUF_IN to CLKn Skew between two outputs of the same package (same transition) Skew between opposite transitions (tPHL - tPLH) of the same output Skew between two outputs of different packages(4) CL = 15pF, 125 Mhz 1.0 Test Conditions Min. Typ. 0.7 2.2 110 200 Max. 1.0 2.5 250 ps 250 0.55 ns ns Units
Notes: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew measured at worse cast temperature (max. temp). 4. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.
3
PS8559A
09/14/04
PI49FCT3802/PI49FCT3803 1:5/1:7 Clock Buffers for Networking Applications
Switching Waveforms
Propagation Delay
3V Input tPLH
Output
tR
Pulse Skew - tSK(P)
3V Input tPLH
Output
tPHL
1.5V
tPHL
1.5V 0V
VOH
1.5V VOL
tSK(p) = | tPHL - tPLH |
0V
VOH
2.0V
0.8V
1.5V VOL
tF
Output Skew - tSK(O)
3V Input tPLHx
CLKx
tSK(o)
CLKy
tPLHy
tPHLy
Package Skew - tSK(T)
3V Input tPLH1
1.5V
tPHLx
1.5V
0V
VOH
1.5V
tSK(o)
tPHL1
0V
Package 1 Output
VOH
1.5V
VOL
VOH
1.5V VOL
tSK(t)
tSK(t)
VOL
Package 2 Output
VOH
1.5V
tPLH2
tPHL2
VOL
tSK(o) = tPLHy - tPLHx or tPHLy - tPHLx
tSK(t) = tPLH2 - tPLH1 or tPHL2 - tPHL1
Test Circuits for All Outputs
VDD
Pulse Generator
VIN
VOUT
D.U.T.
CL
Definitions: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance, should be equal to Zout of the Pulse Generator.
4
PS8559A
09/14/04
PI49FCT3802/PI49FCT3803 1:5/1:7 Clock Buffers for Networking Applications
Packaging Mechanical: 16-Pin QSOP (Q)
16
.008 0.20 MIN.
.150 .157
3.81 3.99
.008 .013 0.20 0.33
Guage Plane
.010 0.254
1
.189 .197 4.80 5.00
Detail A
.016 .035 0.41 0.89
.041 1.04 REF
0-6
.015 x 45 0.38
.053 1.35 .069 1.75
SEATING PLANE
Detail A
.008 0.203 REF
.007 .010
0.178 0.254
0.41 .016 1.27 .050
.228 .244 5.79 6.19
.025 BSC 0.635
.008 .012 0.203 0.305
.004 0.101 .010 0.254
X.XX DENOTES DIMENSIONS IN MILLIMETERS X.XX
Packaging Mechanical: 16-Pin TSSOP (L)
16
.169 .177
4.3 4.5
1
.193 .201 4.9 5.1
.004 .008
.047 max. 1.20
0.09 0.20
0.45 .018 0.75 .030
SEATING PLANE
.252 BSC 6.4
.0256 BSC 0.65
.007 .012
0.19 0.30
.002 .006
0.05 0.15
5
PS8559A
09/14/04
PI49FCT3802/PI49FCT3803 1:5/1:7 Clock Buffers for Networking Applications Ordering Information
Ordering Code PI49FCT3802L PI49FCT3802LE PI49FCT3802Q PI49FCT3802QE PI49FCT3803L PI49FCT3803LE PI49FCT3803Q PI49FCT3803QE Package Code L L Q Q L L Q Q Package Description 16-pin TSSOP Pb-free & Green, 16-pin TSSOP 16-pin QSOP Pb-free & Green, 16-pin QSOP 16-pin TSSOP Pb-free & Green, 16-pin TSSOP 16-pin QSOP Pb-free & Green, 16-pin QSOP
Notes: 1. Thermal characteristics can be found on the web at www.pericom.com/packaging/
Pericom Semiconductor Corporation * 1-800-435-2336 * www.pericom.com
6
PS8559A 09/14/04


▲Up To Search▲   

 
Price & Availability of PI49FCT380

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X